Final Simulation
Post Route simulation provides the definitive timing model for the design. Identification of critical races or failure to meet timing constraints cannot be made until the synthesized circuit has been routed and placed on the FPGA.
A complete tutorial on this very important topic can be found at:
http://microchipdeveloper.com/fpgadt:simulation